A 1.5V CMOS Transconductor Using Adaptive Biasing and its Application
|
Title | A 1.5V CMOS Transconductor Using Adaptive Biasing and its Application |
Authors | |
Abstract | A low-voltage CMOS transconductor is designed in 0.35μm standard CMOS technology. The proposed circuit uses adaptive biasing linearization method to achieve better linearity in low voltage applications. Simulation results using HSPICE show a total harmonic distortion of -71 dB at 1.25 MHz for a 400 mV peak to peak input voltage. The total power consumption is only 45 μW with 1.5 V power supply. The circuit can be used in the implementation of membership functions or fuzzifiers in analogue and mixed-signal neuro-fuzzy systems. |
Publisher | Indian Society for Education and Environment (ISEE) |
Date | 2012-06-01 |
Source | Indian Journal of Science and Technology Volume 5, Issue 6, June 2012 |