A Parallel-Layered Belief-Propagation Decoder for Non-layered LDPC Codes
|
| Title | A Parallel-Layered Belief-Propagation Decoder for Non-layered LDPC Codes |
| Authors | |
| Abstract | In this paper, we proposed a Parallel-Layered Belief-Propagation (PLBP) algorithm first, which makes a breakthrough in utilizing the layered decoding algorithm on the “non-layered” quasi-cyclic (QC) LDPC codes, whose column weights are higher than one within layers. Our proposed PLBP algorithm not only achieves a better error performance, but also requires almost 50% less iterations than the flooding algorithm. Then we propose a low-power partial parallel decoder architecture based on the PLBP algorithm. Our PLBP decoder architecture requires less area and energy efficiency than other existing decoders. As a case study, a multi-rate 9216-bit LDPC decoder is implemented in SMIC 0.13μm 1P6M CMOS technology. The decoder dissipates an average power of 87mW with 10 iterations at a clock frequency of 83.3 MHz. The chip core size is 7.59 mm2, and the die area occupies 10.82 mm2. |
| Publisher | ACADEMY PUBLISHER |
| Date | 2010-05-01 |
| Source | Journal of Communications Vol 5, No 5 (2010): Special Issue: Multimedia Computing and Communications |
| Rights | Copyright © ACADEMY PUBLISHER - All Rights Reserved.To request permission, please check out URL: http://www.academypublisher.com/copyrightpermission.html. |