Logo Goletty

FPGA implementation of improved version of the Vigenere cipher
Journal Title Indian Journal of Science and Technology
Journal Abbreviation indjst
Publisher Group Informatics (India) Limited (gjeis)
Website http://gjeis.org/index.php/indjst
PDF (390 kb)
   
Title FPGA implementation of improved version of the Vigenere cipher
Authors Sokouti, Massoud; Sokouti, Babak; Pashazadeh, Saeid; Khanli, Leili Mohammad
Abstract The use of cryptography has become increasingly important in recent years. Currently there are several good methods for encryption like AES and DES. Both of these algorithms require several rounds to encrypt a relatively small block of data. Stream ciphers, like Vigenere and Caesar in particular, only require one round. The Vigenere and Caesar ciphers, however, can be easily broken. Improved version of the Vigenere algorithm is obtained by adding random bits of padding to each byte to diffuse the language characteristics and this make the cipher unbreakable. In this paper we will present an efficient method for hardware implementation of the improved Vigenere algorithm.
Publisher Indian Society for Education and Environment (ISEE)
Date 2010-04-01
Source Indian Journal of Science and Technology Volume 3, Issue 4, April 2010

 

See other article in the same Issue


Goletty © 2024